minirv single cycle cpu

A single-cycle RISC-V CPU implementation in Logisim